| 基于FPGA的DDS设计与实现 |
| |
| 引用本文： | 佟景泉,刘悦,邢东峰.基于FPGA的DDS设计与实现[J].铁路计算机应用,2012,21(3):39-41. |
| |
| 作者姓名： | 佟景泉 刘悦 邢东峰 |
| |
| 作者单位： | 兰州交通大学 光电技术与智能控制实验室,兰州,730070 |
| |
| 摘 要： | 本文简单介绍了直接数字频率合成技术(DDS),利用DDS设计出任意波形发生器,并且利用硬件描述语言Verilog HDL进行相关模块的设计,在Quartus Ⅱ开发环境上进行编译与仿真,最终下载到FPGA (Field Programmable Gate Array)进行验证.
|
| 关 键 词： | 直接数字频率合成技术 波形发生器 VerilogHDL QuartusⅡ |
| 收稿时间： | 2012-03-15 |
Design and implementation of DDS based on FPGA |
| |
| TONG Jing-quan
,
LIU Yue
,
XING Dong-feng.Design and implementation of DDS based on FPGA[J].Railway Computer Application,2012,21(3):39-41. |
| |
| Authors: | TONG Jing-quan LIU Yue XING Dong-feng |
| |
| Institution: | ( Key Laboratory of Opto-electronic Technology and Intelligent Control, Ministry of Education, Lanzhou Jiaotong University, Lanzhou 730070, China ) |
| |
| Abstract: | This paper simply introduced Direct Digital Synthesis（DDS）. The arbitrary waveform generator was designed by DDS, and the related module was designed by Verilog HDL. It was simulated by Quartus II. At last, it was downloaded to FPGA and verified. |
| |
| Keywords: | Direct Digital Synthesis（DDS） waveform generator Verilog HDL Quartus II |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《铁路计算机应用》浏览原始摘要信息 |
| 点击此处可从《铁路计算机应用》下载免费的PDF全文 |
