| 基于可重构计算技术的ASIP设计与实现 |
| |
| 引用本文： | 宋奂寰,王树宗,邵利兵.基于可重构计算技术的ASIP设计与实现[J].舰船科学技术,2012,34(5):78-82. |
| |
| 作者姓名： | 宋奂寰 王树宗 邵利兵 |
| |
| 作者单位： | 海军工程大学兵器工程系,湖北武汉,430033 |
| |
| 基金项目： | 国防973项目，中国博士后科学基金 |
| |
| 摘 要： | 为了加速计算密集或数据密集类算法,设计了Kahn线程定义的虚拟指令,以及嵌入式粗粒度可重构阵列流水线处理器的体系结构。通过指令流水线设计,实现虚拟指令的并行执行,将指令级并行扩展为线程级并行。系统运行时,采用订阅/发布机制作为可重构阵列的通信机制,利用可重构系统可重复配置的特点,提高了系统的计算效率。通过仿真实验验证了基于可重构计算技术的流水线处理器结构的有效性。
|
| 关 键 词： | 可重构计算 粗粒度可重构阵列 循环指令流水线 订阅/发布机制 |
Design and realize for ASIP based on reconfigurable computing |
| |
| SONG Huan-huan
,
WANG Shu-zong
,
SHAO Li-bing.Design and realize for ASIP based on reconfigurable computing[J].Ship Science and Technology,2012,34(5):78-82. |
| |
| Authors: | SONG Huan-huan WANG Shu-zong SHAO Li-bing |
| |
| Institution: | (Department of Weapon Engineering,Naval University of Engineering,Wuhan,430033,China) |
| |
| Abstract: | In order to accelerate algorithm of computation-intensive and data-intensive,virtual instructions designed by Kahn thread and pipeline processor for embedded coarse-grained reconfigurable array are introduced.Instruction-level parallelism is extended to contain thread-level parallelism by design of instruction pipeline.Communication of reconfigurable array adopts subscribe/published mechanism.Finally,the simulation result validates the architecture of pipeline processor. |
| |
| Keywords: | reconfigurable computing ASIP cycle pipline subscribe/published mechanism |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
