| 利用冗余态参与状态分配设计时序逻辑电路 |
| |
| 引用本文： | 王淑芝 梁海峰. 利用冗余态参与状态分配设计时序逻辑电路[J]. 大连铁道学院学报, 2002, 23(1): 48-50,58 |
| |
| 作者姓名： | 王淑芝 梁海峰 |
| |
| 作者单位： | 大连铁道学院电气信息分院，辽宁大连116028 |
| |
| 摘 要： | 在时序逻辑电路的设计中，利用电路所存原冗余来参与状态分配，更符合“A－H规则”，从而获得较简单的电路结构，并且消除了无效状态和所谓的自校正问题，是值得推广应用的一种新的状态分配技术。
|
| 关 键 词： | 设计 时序逻辑电路 冗余态 状态分配 A－H规则 自校正 |
Design of Sequential Logic Circuit by Redudent State Assignment |
| |
| WANG Shu-zhi,LIANG Hai-feng. Design of Sequential Logic Circuit by Redudent State Assignment[J]. Journal of Dalian Railway Institute, 2002, 23(1): 48-50,58 |
| |
| Authors: | WANG Shu-zhi LIANG Hai-feng |
| |
| Abstract: | In the design of the sequential logic circuit, redundant state is used to assign the state, so the assignment is more consistent to the A -H rule, and simple sequential structure can be obtained. The invalid state and the so - called sell' - correcting problem also are overcome. The new technique of the state assignment can be used extensively. |
| |
| Keywords: | redundant state state assignment A - H rule self - correcting |
| 本文献已被 CNKI 维普 等数据库收录！ |
